AN ANALYTICAL SOURCE-AND-DRAIN SERIES RESISTANCE MODEL OF QUARTER MICRON MOSFETS AND ITS INFLUENCE ON CIRCUIT SIMULATION

Elmar Gondro

University of Bundeswehr,
Institute of Electronics, ET 4,
Werner-Heisenberg-Weg 39,
D-85577 Neubiberg, Germany
Elmar.Gondro@UniBw-Muenchen.DE

Peter Klein and Franz Schuler

SIEMENS AG,
Semiconductor Group,
Balanstraße 73,
D-81541 München, Germany
{Peter.Klein | Franz.Schuler}@hl.Siemens.DE

ABSTRACT

An analytical model to describe the bias dependent series resistances R_S and R_D of LDD MOSFETs down to quarter micron and below is introduced. Comparing measurement and simulation results of CMOS ring oscillators it has been found that for low voltage applications ($V_{dd} = 1$ V) an incorrect description of R_S and R_D can cause a simulation error of up to 30 % in the delay time of CMOS inverters.

1. INTRODUCTION

With the down-scaling of CMOS-devices the accurate modeling of the device parasitics as e.g. the source-and-drain series resistances R_S and R_D (fig. 1) becomes more and more significant. While the device speed itself increases approximately with $(1/l_{ch})^2$ we found that the circuit speed using a quarter micron technology rises nearly with $(1/l_{ch})^{1.4}$ due to parasitic resistances and capacitances [4]. Much emphasis has been placed on modeling the MOS transistor for circuit application. Contrary to this, most hitherto developed models describe the interconnect resistances independent [6, 7] or linear dependent [5] on gate voltage only. This approximation for R_S and R_D is in general sufficient for single source/drain implants but leads to high simulation errors for deep submicron LDD-devices, especially for low voltage applications. To overcome this problem the DC and AC channel lengths are pure fitting parameters in BSIM3 v3.1 [5]. This work proposes a novel, physically based, analytical resistance model. It will be shown that with an improved bias dependent series resistance description digital and analog circuits can exactly be modeled down to sub-quarter micron channel lengths and down to supply voltages of $V_{dd} = 1$ V.

2. MEASUREMENTS AND PARAMETER EXTRACTION

Many publications, e.g. [8, 10], determine the parasitic resistances as a function of the effective channel length by using an interception method. Contrary to this we extracted the resistances of a $0.25 \,\mu$m($= l_{des}$) technology using the geometric lengths [3]: From $C(V)$ measurements we obtained an overlap length of $2 \, l_{ov} = 85$ nm (fig. 1 and 2) and a poly gate length of $l_{poly} = 270$ nm. The latter was also verified by SEM measurements. With the so derived channel length $l_{ch} = l_{poly} - 2 \, l_{ov} = 185$ nm we extracted the parasitic resistances at a low drain source voltage ($V_{DS} = 50$ mV) as shown in fig. 3 and 4.

The main advantage of this procedure is that we obtain consistent geometrical values for both DC and AC description. Due to the scalability of the resistance parameters a worst case analysis is possible.

3. ANALYTICAL SERIES RESISTANCE MODEL

It is well known from literature [9] that the parasitic series resistances R_S and R_D at source and drain are bias dependent, especially when lightly doped extentions are used to suppress short channel effects. Fig. 5 shows our used model scheme for the calculation of $R_{S/D}$. According to the resistance network the total source/drain resistor is

$$R_{S/D} \;\; = \;\; R_{ext} + \left(\frac{1}{R_{acc}} + \frac{1}{R_{spr}} \right)^{-1} + R_{dep}.$$

Device simulations show that the resistance from the source contact to the gate edge has such a weak bias dependence that a voltage independent resistance description R_{ext} is sufficient.

In the overlap region the gate voltage $V_{GS/GD}$ strongly modulates the carrier concentration by forming an accumulation layer at the $\mathsf{Si}-\mathsf{SiO_2}$ interface when $V_{GS} > V_{FBov}$, where $V_{FBov} \approx \phi_t \cdot \ln \left(\bar{N}_{S/D}/N_{Gate} \right)$ is the flatband voltage of the overlap region [1]. The variable ϕ_t represents the thermal voltage, N_{Gate} and $N_{S/D}$ the gate and the averaged source (drain) doping concentration, respectively. In the depletion region the current can only flow through this accumulation layer (R_{dep}), while in the rest of the overlap region the current can be split into two components (fig. 5): a spreading part (R_{spr}) which depends on the doping profile [2] and a part (R_{acc}) caused by the gate induced accumulation of carriers. Neglecting the lateral field component in the depletion region the resistance R_{dep} is

$$R_{dep}(V_{GS/GD}, V_{BS}) = \frac{x_{dep}}{w\mu_n C'_{ox}\left(V_{GS/GD} - V_{FBov}\right)}$$

with

$$x_{dep} = \sqrt{\frac{2\,\varepsilon_0 \varepsilon_{si}}{q\bar{N}_{S/D}\left(1 + \frac{\bar{N}_{S/D}}{N_A}\right)}\left(-V_{BS} + \phi_t \ln \frac{N_A\,\bar{N}_{S/D}}{n_i^2}\right)}.$$

The resistance from the end of the space charge region to the gate edge can be modeled as

$$\left(\frac{1}{R_{acc}(V_{GS/GD})} + \frac{1}{R_{spr}}\right)^{-1} =$$

$$\frac{1}{w\mu_n q\alpha\bar{N}_{S/D}} \cdot \ln\left(1 + \frac{q\alpha\bar{N}_{S/D}(l_{ov} - x_{dep})}{C'_{ox}(V_{GS/GD} - V_{FBov})}\right).$$

Hereby, the derivation consists of two steps. At first, the two differential resistance components $\mathrm{d}R_{acc}$ and $\mathrm{d}R_{spr}$ are connected in parallel and integrated over the spreading angle α. A second integration over the radius r provides the equation above.

The comparison of simulation and measurement data demonstrates the validity of the introduced series resistance model (fig. 4). In comparison, the BSIM3 V3.1 description which strongly underestimates the resistance for low gate voltages is also included. As resistance extraction methods fail at higher drain source biases and at separating R_S from R_D we performed MEDICI simulations which proved our model (fig. 6).

4. INFLUENCE ON CIRCUIT SIMULATION

To demonstrate the influence of the series resistances on the device characteristics we implemented our new model into BSIM3 V3.1 and simulated transfer and output curves using the results of fig. 4 as well as bias independent series resistances $R_S = R_D = 210\,\Omega\,\mu\mathrm{m}$ (fig. 7–9). To evaluate the influence of the bias dependent series resistances on the delay time of digital circuits a 17-stage $0.25\,\mu\mathrm{m}$-CMOS ring

oscillator was analysed. Taking into account all parasitics and interconnections, we compared the measured frequency ($f = 535\,\mathrm{MHz} \Rightarrow$ delay time $\tau_d = 55\,\mathrm{ps}$ at $V_{dd} = 2.5\,\mathrm{V}$) with the circuit simulation results. A good agreement can be achieved using the introduced voltage dependent series resistances for all supply voltages down to $V_{dd} = 1\,\mathrm{V}$, whereas with constant series resistances sufficient results can only be obtained at the maximum supply voltage $V_{dd} = 2.5\,\mathrm{V}$. Fig. 10 shows that an error of nearly 30 % occurs using bias independent series resistances.

In the original BSIM3 V3.1 model these simulation errors can only be reduced by fitting the effective channel length in the DC and AC model. Due to the incorrect R_S and R_D calculation, however, the inversion charge and with it the capacitances can not be simulated correctly:

$$Q_{inv} \sim w \cdot l \cdot C'_{ox}\left(V_{GS*} - V_{th}\right)$$
$$= w \cdot l \cdot C'_{ox}\left(V_{GS} - R_S I_{DS} - V_{th}\right).$$

Therefore, sufficient simulation results over the entire supply voltage range ($V_{dd} = 1\,\mathrm{V}\ldots 2.5\,\mathrm{V}$) can not be achieved.

Not only for digital but also for analog circuit applications the correct modeling of R_S and R_D plays a key role. An example (fig. 11) demonstrates the influence on a typical analog operating point.

5. CONCLUSION

An analytical source and drain resistance model is proposed consisting only of physical parameters. With an increase of less than 2 % in CPU time it offers the opportunity to describe the DC, AC and transient behavior of MOSFETs consistently. Measurements show good agreement with our model down to subquarter micron and low power/low voltage applications.


**Figure 1:** Source and drain resistances.

Figure 2: Extraction of the overlap length l_{ov} from measured capacitances of a quarter micron technology.


Figure 5: Model scheme and equivalent resistance network of the source side.


**Figure 3:** Extraction of the series resistances $R_S + R_D$.

**Figure 6:** Comparison of MEDICI simulated source/drain resistance with new model and BSIM3 V3.1.

Figure 4: Series resistances $R_S + R_D$ of a quarter micron technology, for the definition of $rdsw$ and $prwg$ see BSIM3 V3.1 manual [5].


Figure 7: Transfer characteristics of a test structure with $w/l = 10\,\mu\text{m}/0.25\,\mu\text{m}$.

**Figure 8:** Transconductance of a test structure with $w/l = 10\,\mu\mathrm{m}/0.25\,\mu\mathrm{m}$.


Figure 9: Output characteristic of a test structure with $w/l = 10\,\mu\mathrm{m}/0.25\,\mu\mathrm{m}$.


Figure 10: Comparison of measured and simulated CMOS inverter delay times at different supply voltages using different series resistances models.

Figure 11: Comparison of measured and simulated CMOS amplification of a test structure ($w/l = 10\,\mu\mathrm{m}/0.25\,\mu\mathrm{m}$).

6. REFERENCES

[1] E. Gondro, F. Schuler and P. Klein, *A physics based resistance model of the overlap regions in LDD-MOS-FETs*, SISPAD, Leuven, Belgium, pp. 267–270, 1998.

[2] E. Gondro, *An improved bias dependent series resistance description for MOS models*, Compact Model Council meeting, Santa Clara, USA, May 15^{th} 1998.

[3] P. Klein, *A Consistent Parameter Extraction Method for Deep Submicron MOSFETs*, ESSDERC, Stuttgart, Germany, 1997.

[4] P. Klein et al, *Description of the bias dependent overlap capacitances at LDD MOSFETs for circuit applications*, Technical Digest IEDM, 1993.

[5] Y. Cheng et al, BSIM3 *Version 3.1 Manual*, Department of Electrical Engineering and Computer Science, University of California, California, USA, 1997.

[6] J. G. J. Chen et al, *A new method to determine MOSFET channel length*, IEEE Electron Device Lett., vol. EDL-1, p. 170, 1980.

[7] K. L. Peng et al, *Basic parameter measurement and channel length broadening effect in submicrometer MOSFET*, IEEE Electron Device Lett., vol. EDL-5, p. 473, 1984.

[8] B. J. Sheu et al, *Source-and-drain series resistance of LDD MOSFET's*, IEEE Electron Device Lett., vol. EDL-5, p. 365, 1984.

[9] G. J. Hu et al, *Gate–Voltage–Dependent Effective Channel Length and Series Resistance of LDD MOSFET's*, IEEE Transactions on Electron Devices, vol. ED-34, p. 2469, 1987.

[10] R. M. Velghe et al, *Compact MOS modeling for analog circuit simulation*, Technical Digest IEDM, 1993.